
2004 Microchip Technology Inc.
DS30491C-page 137
PIC18F6585/8585/6680/8680
FIGURE 10-11:
PORTE BLOCK DIAGRAM IN I/O MODE
FIGURE 10-12:
PORTE BLOCK DIAGRAM IN SYSTEM BUS MODE (PIC18F8X8X ONLY)
Peripheral Out Select
Data Bus
WR LATE
WR TRISE
Data Latch
TRIS Latch
RD TRISE
Q
D
Q
CK
QD
EN
Peripheral Data Out
0
1
Q
D
Q
CK
P
N
VDD
VSS
RD PORTE
Peripheral Data In
I/O pin(1)
or WR PORTE
RD LATE
Schmitt
Trigger
Note 1: I/O pins have diode protection to VDD and VSS.
TRIS
Override
Peripheral Enable
TRIS OVERRIDE
Pin
Override
Peripheral
RE0
Yes
External Bus
RE1
Yes
External Bus
RE2
Yes
External Bus
RE3
Yes
External Bus
RE4
Yes
External Bus
RE5
Yes
External Bus
RE6
Yes
External Bus
RE7
Yes
External Bus
Instruction Register
Bus Enable
Data/TRIS Out
Drive Bus
System Bus
Control
Data Bus
WR LATE
WR TRISE
RD PORTE
Data Latch
TRIS Latch
RD TRISE
TTL
Input
Buffer
I/O pin(1)
Q
D
CK
Q
D
CK
EN
QD
EN
RD LATE
or PORTE
0
1
Port
Data
Instruction Read
Note 1: I/O pins have protection diodes to VDD and VSS.